ANALOGUE AND RF MICROELECTRONICS (UNIT 1)
cod. 1000355

Academic year 2009/10
2° year of course - First semester
Professor
Academic discipline
Elettronica (ING-INF/01)
Field
Ingegneria elettronica
Type of training activity
Characterising
45 hours
of face-to-face activities
5 credits
hub: -
course unit
in - - -

Integrated course unit module: ANALOGUE AND RF MICROELECTRONICS

Learning objectives

<meta content="text/html; charset=utf-8" http-equiv="CONTENT-TYPE" />
<title></title>
<meta content="OpenOffice.org 3.0 (Linux)" name="GENERATOR" /> <style type="text/css">
<!--
@page { margin: 2cm }
P { margin-bottom: 0.21cm }
-->
</style>
<p lang="en-US" style="margin-bottom: 0cm; font-weight: normal;"><font color="#000000"><font face="Arial, sans-serif"><font size="2">The course provides advanced knowledge required for approaching the design of Analog Integrated Circuits</font></font></font></p>

Prerequisites

Knowledge of the basic theory of analog electrionic circuits.

Course unit content

 
<meta content="text/html; charset=utf-8" http-equiv="CONTENT-TYPE" />
<title></title>
<meta content="OpenOffice.org 3.0 (Linux)" name="GENERATOR" /> <style type="text/css">
<!--
@page { margin: 2cm }
P { margin-bottom: 0.21cm }
-</style><font color="#000000"><font face="Arial, sans-serif"><font size="3"><strong>Introduction</strong></font></font></font>
<p lang="en-US" style="margin-bottom: 0cm; font-weight: normal;"><font color="#000000"><font face="Arial, sans-serif"><font size="2">Analog integrated circuits design: main differences and peculiarities with respect to discrete-components design.</font></font></font></p>
<p lang="en-US" align="justify" style="margin-bottom: 0cm; font-weight: normal;"> <font color="#000000"><font face="Arial, sans-serif"><font size="2">Passive components in Silicon technologies (resistors, capacitors and inductors): parasitics and lumped models. MOS transistors: main parasitic effects, minimization of the capacitance at the drain terminal; multi-gate devices.</font></font></font></p>
<p lang="en-US" align="justify" style="margin-bottom: 0cm; font-weight: normal;"> <font color="#000000"><font face="Arial, sans-serif"><font size="2">Process tolerance and component mismatch. Interconnection lines: lumped models. Pad, packaging and bonding: models.</font></font></font></p>
<p lang="en-US" align="justify" style="margin-bottom: 0cm; font-weight: normal;"> <font color="#000000"><font face="Arial, sans-serif"><font size="2">Impact of the process tolerance and mismatch on the analog design: corner analysis and Monte-Carlo simulation. </font></font></font> </p>
<p lang="en-US" align="justify" style="margin-bottom: 0cm; font-weight: normal;"> <font color="#000000"><font face="Arial, sans-serif"><font size="2">Behavioral modeling of analog cells with Spectre-HDL.</font></font></font></p>
<p lang="en-US" style="margin-bottom: 0cm; text-decoration: none;"><font color="#000000"><font face="Arial, sans-serif"><font size="3"><strong>Design of operational amplifier in CMOS technology</strong></font></font></font></p>
<p lang="en-US" align="justify" style="margin-bottom: 0cm; font-weight: normal;"> <font color="#000000"><font face="Arial, sans-serif"><font size="2">Two-stages opamp: basic and advanced Miller compensation techniques. Analysis of non-dominant poles and zeros in the transfer function of basic amplifier stages: cascode and differential amplifier. Folded-cascode opamp. CMRR and PSRR of two-stages opamp.</font></font></font></p>
<p lang="en-US" align="justify" style="margin-bottom: 0cm; font-weight: normal;"> <font color="#000000"><font face="Arial, sans-serif"><font size="2">High-DC gain opamps: gain boosting technique. Low supply voltage opamps, rail-to-rail input opamps. Output stages. Micro-power opamps.</font></font></font></p>
<p lang="en-US" align="justify" style="margin-bottom: 0cm; font-weight: normal;"> <font color="#000000"><font face="Arial, sans-serif"><font size="2">Differential output opamps: common-mode feedback and stability issues. Simulation techniques.</font></font></font></p>
<p lang="en-US" style="margin-bottom: 0cm; text-decoration: none;"><font color="#000000"><font face="Arial, sans-serif"><font size="3"><strong>Design of special analog circuits in CMOS technology</strong></font></font></font></p>
<p lang="en-US" align="justify" style="margin-bottom: 0cm; font-weight: normal;"> <font color="#000000"><font face="Arial, sans-serif"><font size="2">Switched-capacitor circuits: sample-and-hold and amplifiers. Voltage and current references: CMOS bandgap reference.</font></font></font></p>
<p lang="en-US" align="justify" style="margin-bottom: 0cm; font-weight: normal;"><font color="#000000"><font face="Arial, sans-serif"><font size="2"><strong>Theory of Analog Circuit Simulators</strong><br />
</font></font></font></p>
<p lang="en-US" align="justify" style="margin-bottom: 0cm; font-weight: normal;"><font color="#000000"><font face="Arial, sans-serif"><font size="2">Analog Simulators: Spice, Spectre.</font></font></font></p>
<p lang="en-US" align="justify" style="margin-bottom: 0cm; font-weight: normal;"> <font color="#000000"><font face="Arial, sans-serif"><font size="2">DC-OP analysis and algorithms: Newton-Rapson method. DC-OP issues and problems: continuation methods, initial condition, multiple operating points. Accuracy parameters: reltol, vntol and abstol</font></font></font></p>
<p lang="en-US" align="justify" style="margin-bottom: 0cm; font-weight: normal;"> <font color="#000000"><font face="Arial, sans-serif"><font size="2">Transient analysis: integration methods: Euler, Trapezoidal, Gear2; how integration methods affects the simulation results. Accuracy parameters: lteratio, transient convergence criteria (pointlocal, sigglobal, etc.), maximum time-step.</font></font></font></p>
<p lang="en-US" style="margin-bottom: 0cm;"><font color="#000000"><font face="Arial, sans-serif"><font size="3"><strong>Analog Design Lab.<br />
</strong></font></font></font></p>
<p style="margin-bottom: 0cm;"><font face="Arial, sans-serif"><font size="2"><font color="#000000"><font size="2"><span lang="en-US"><span style="font-weight: normal;">Design of an analog circuit in CMOS technology (opamp, bandgap reference, etc.) using Cadence as CAD framework and Spectre as Simulator.</span></span></font></font></font></font></p>

Full programme

- - -

Bibliography

<meta content="text/html; charset=utf-8" http-equiv="CONTENT-TYPE" />
<title></title>
<meta content="OpenOffice.org 3.0 (Linux)" name="GENERATOR" /> <style type="text/css">
<!--
@page { margin: 2cm }
P { margin-bottom: 0.21cm }
-->
</style>
<p lang="it-IT" style="margin-bottom: 0cm; widows: 0; orphans: 0;"><font color="#000000"><font face="Arial, sans-serif"><font size="2">B. Razavi, ``Design of Analog CMOS Integrated Circuits'', Mc Graw Hill </font></font></font> </p>
<p lang="it-IT" style="margin-bottom: 0cm; widows: 0; orphans: 0;"><font color="#000000"><font face="Arial, sans-serif"><font size="2">P. E. Allen, D. R. Holdberg , "CMOS Analog Circuit Design", 2nd edition, Oxford University Press</font></font></font></p>
<p lang="it-IT" style="border: medium none ; padding: 0cm; background: transparent none repeat scroll 0% 0%; margin-bottom: 0cm; -moz-background-clip: -moz-initial; -moz-background-origin: -moz-initial; -moz-background-inline-policy: -moz-initial; widows: 0; orphans: 0;"> <font color="#000000"><font face="Arial, sans-serif"><font size="2">K. S. Kundert, “The Designer's Guide to Spice and Spectre”, Kluwer Academic Publ.</font></font></font></p>

Teaching methods

All assigned lab. projects must be completed in order to get access to the oral exam.

Assessment methods and criteria

- - -

Other information

- - -